

FIG. 1A




FIG. 1B




FIG. 2

Fibre Channel Connectivity Processor IP Connectivity Processor Management Processor	•	
Industry APIs Topology & Discovery Routines Network Management		
Software		

Custom Application Segments Virtualization Engine

I/O Processor Port Processors


Firmware

Custom Application Segments

Crossbar Switch

Silicon








fig. 5




FIG. 6




fig. I





FIG. 8



-414

FIG. 9




FIG. 10




FIG. 11




FIG. 12






FIG. 13







1068


FIG. 16A

Generate
XFER_RDY to host
and provide it





Fast Path






FIG. 19






FIG. 20A

FIG. 20B











FIG. 23



Simple Write




FIG. 25

Spanned Read

